# **XILINX**®

# Adaptable acceleration for HPC


Jens Stapelfeldt – DataCenter BDM EMEA September, 2019

<u>JStapelfeldt@Xilinx.com</u> LinkedIn: www.linkedin.com/in/JensStapelfeldt





## Xilinx intro to Era of Reconfigurable Accelerators



## Algorithm Diversity and Fast Evolution

See Xilinx Model Zoo on github for free pre trained models: https://github.com/Xilinx/AI-Model-Zoo



Diverse AI models and Neural Networks (NN's) for a broad range of applications




### Xilinx Alveo Product Lineup

E ALVEO. U200	E ALVEO U250	<b>ALVEO</b> . U280	E ALVEO U50 new
UltraScale+ Architecture	UltraScale+ Architecture	UltraScale+ Architecture	UltraScale+ Architecture
1,182k LUTs	1,728k LUTs	1,304k LUTs	872k LUTs
Dual slot, full height	Dual slot, full height	Dual slot, full height	Single slot, half height
64GB DDR, 77GB/sec	64GB DDR, 77GB/sec	8GB HBM2, 460GB/sec	8GB HBM2, 460GB/sec
PCIe Gen3	PCle Gen3	PCIe Gen3, Gen4, CCIX	PCIe Gen3, Gen4, CCIX
2x QSFP 28 (100GbE)	2x QSFP 28 (100GbE)	2x QSFP 28 (100GbE)	1x QSFP 28 (100GbE)
< 225W	< 225W	< 225W	< 75W



**E**XILINX.

### Alveo U50 – Low Profile Acceleration for Key Applications



**E**XILINX.

### Alveo U50 – Single Slot, HHHL Scalable Acceleration Card




Dual Gen 4x8 or Single Gen 3x16 PCIe

Product Schedule		
ES Shipping	Mid-Sept 2019	
Production Shipping	Q4 2019	

Board	U50	
Primary Application	Fintec +Storage + Database + ML	
FPGA Design	XCU50 - Dual SLR	
Package	FSVH2104	
CCIX	Yes	
Device Speed/Voltage	2L	
Width	Single slot	
Form Factor (Passive)	HHHL	
Memory	8 GB HBM	
Memory Config	Dual Stack, 32 pseudo-ports, 460 GB/s	
PCle	2x Gen4x8, 1x Gen3x16, CCIX	
Network I/F	2x SFP-DD (ES) 1X QSFP28 (Production)	
Thermal	Passive	
Power (Max TDP)	50 - 75W	
KLuts	850	

### **All-FPGA SmartNICs for Diverse Workloads**



FPGA Advantage

**XILINX**.

### **Xilinx SmartNIC Acceleration Platform**

#### Acquisition of Solarflare on Sep. 2019 completed

### > Built on top of SoftNIC


- >> Standard NIC Offloads: Checksum, LSO, TSO, RSS, VMQ, VXLAN, NVGRE, etc
- All standard host drivers provided (Linux, Windows, VMWare, DPDK, etc)
- >> Built-in acceleration for common networking functions such as OVS

#### > Plug-in architecture which provides the ability to easily add Functions


- NIC functions will be provided in the FPGA "shell"
- >> Plug-in functions inserted into dynamic region
- Can be customer developed or 3<sup>rd</sup> party IP

### > High Performance, Low Latency


- >> Target Performance is 100Mpps for Basic NIC
- >> Match/Action Forwarding at 75Mpps with Xilinx Lookup IP
- Much lower latency than SoC based solutions



## ALVEO Solution Stack




## Growing Solution Partner Network




# AI Accelerated Dark Matter Search (CERN)

#### Real-time ML Inference + Sensor pre-processing





Achieving 100ns Inference Latency on 150 Terabytes/Second Data Rates Unachievable by CPUs & GPUs




https://www.xilinx.com/content/dam/xilinx/publications/powered-by-xilinx/cern-case-study-final.pdf

© Copyright 2019 Xilinx

**E** XILINX.

## Computational Fluid Dynamics

#### **ALVEO Accelerated CFD Kernels**





#### **Faster Time to insight, Fewer Nodes**

- 4x Faster simulation time
- 80% lower energy consumption
- 6x better performance per Watt





© Copyright 2019 Xilinx



#### **Device Category**

© Copyright 2019 Xilin:



### Data Center SW Stack Platforms





> Xilinx Alveo is a ideal and highly flexible for HPC acceleration

Xilinx Alveo card portfolio and Eco system is growing

Xilinx SmartNIC and Solarflare SW IP ideal for CPU off loard

New Alveo U50 edal formfactor for HPC acceleration

Please see us at the Avent/Silica booth now!

## Xilinx Developer Forum 2019 coming soon

Check out the agenda for our Developer Forum 1. - 2. Oct. in San Jose US and 12.-13. Nov. in Den Haag Europe – Register now and follow us #XDF2019!

Be the first to experience new unified software development environment

Over 40 hours of hands on developer labs

75+ deep-dive breakout Sessions

The veloper of the ve



Connect with Experts. Accelerate Innovation.

Reserve your seat: https://www.xilinx.com/products/design-tools/developer-forum.html

